What's new
Pinball info

Register a free account today to become a member! Once signed in, you'll be able to participate on this site by adding your own topics and posts, as well as connect with other members through your own private inbox!

WIP: Creating a generic replacement for RRIOT 6530-0xx and 6532

fhw72

Registered
Joined
Jun 25, 2021
Messages
4
Location
Germany
In order to have a generic replacement for the RRIOT 6530-0xx and RIOT/6532 I started vectorizing the chip from a shot of the silicon die.
The netlist is already finished and soon conversion to Verilog will start:

WIP_MCS6530-004_1k6.jpg

WIP_MCS6530-004_1k6_Netlist.jpg
 
Very nice project 👍 I just love die shots they're so cool.

Are you planning to implement in a FPGA?
 
Yes... we'll use an FPGA for implementation. The prototype will be realized using another project I did in the past:

MockA65xx - DILboard

7878881596105473126.jpg

For copyright reasons it might be necessary that the user has to upload the ROM content... but we'll see.
The plan is/was to incl. as many ROMs as possible and provide a possibility to switch between ROM versions.
Similar to this project:

PLAdvanced+


First thing is getting one variant of the 6530-0xx running... and there are quite a few variants known:

6530-0xx variants
 
Last edited:
wow that in incredible I had no idea there was even enough data from a die image to reverse engineer? Are there not many different layers? Some of which will be hidden?

Or is it more just reading the data sheet and emulating the functionality of the chip and matching it’s pinout?
 
wow that in incredible I had no idea there was even enough data from a die image to reverse engineer? Are there not many different layers? Some of which will be hidden?

Or is it more just reading the data sheet and emulating the functionality of the chip and matching it’s pinout?

Many just take the datasheet and try to mimic the *specified* functionality which regularly leaves out undocumented features or bugs.
That's NOT our approach: We aim for an (almost) 100% emulation by understanding the actual inner workings of the chip and
converting it to a HDL (Verilog in this case).

The number of relevant layers on these old chips is quite limited. Usually only 3 are needed: Metal, Polysilicon and Diffusion.
Everything else is helpful but not necessary. By carefully distinguishing these layers and redrawing them it's quite easy to obtain
the transistor netlist. Though this can be a quite time consuming task.
Sometimes the Metal layer hides details... in this case we have to etch away the metal layer to see the layers below.
 
Love to see stuff like this and whilst those IC’s were state of the art back in the day we are lucky that compared to today’s IC’s they were very simple.

Who owns the copyright for this chip?


Sent from my iPhone using Tapatalk Pro
 
Back
Top Bottom